Blind and Buried via Choices That Halve a Supplier List
Specifying staggered microvias and single-press HDI stackups preserves multi-vendor competition while cutting panel scrap costs.
Planarization
Surface Uniformity
Chemical mechanical polishing maintains the height consistency of dielectric layers across a substrate to allow for the subsequent deposition of copper interconnects within high density printed circuit boards. The planarization process removes excess material from the top of the dielectric, creating a level topological profile that prevents the formation of valleys or elevated regions during lithography. Fabricators use this technique to ensure that each copper trace sits at an identical depth relative to the final board surface.
Achieving such topographic control stops short-circuits that occur when excess material prevents proper trace definition or when low areas trap plating solution. Failure to control this height differential leads to impedance mismatches across signal paths.
Process Requirement
Fabricators rely on specific slurry chemistry and pad rotation speeds to achieve the necessary material removal rate during this fabrication step. Mechanical abrasion from the pad wears down peaks while chemical reagents soften the surface to allow consistent removal. Engineers measure the resulting height deviation across the board using profilometry tools that scan the surface at designated intervals.
A successful output displays a height variance within microns across the entire active area of the circuit panel. Technicians monitor the slurry temperature and feed rate because variations in these conditions directly alter the removal rate of the insulating layer. High speeds increase the likelihood of dishing, a defect where too much material disappears from the center of wide dielectric regions.
Low speeds leave residual material that compromises the adhesion of future conductive layers. Operators verify the final state by conducting a cross-sectional analysis to confirm the uniform dielectric thickness across the board.
Quality Standard
Achieving a high degree of surface regularity remains the standard for performance in high-speed communication hardware where timing skews introduce data errors. Variations in the dielectric thickness change the propagation delay of individual signals as they travel across the copper features. Maintaining a precise height profile guarantees that every signal encounters the same dielectric constant throughout its transit.
The board remains within the specified performance parameters only when the surface remains flat within the allowed tolerance level. Properly executed fabrication ensures the consistent impedance control necessary for reliable data transmission.