Secondary Heat Exposure Effects on Previously Reflowed Solder Interconnects

Secondary heat exposure accelerates intermetallic growth, causes void coalescence, and degrades solder joint mechanical strength across multiple reflow passes.

24.09.26 14 min

Excursion

Reheating a completed surface-mount assembly subjects existing solder joints to renewed thermal energy that alters their internal structure. Printed circuit board manufacturing frequently demands multiple heat passes during surface-mount assembly, selective wave soldering, through-hole pin-in-paste reflow, and localized component rework. Each successive pass forces previously solidified solder interconnects back toward or beyond their melting thresholds, initiating metallurgical reactions that modify the joint matrix and pad interfaces.

Precision machined aluminum housing sits beside an electronic substrate featuring visible gold wire bonding in a controlled manufacturing environment.

Thermal Trajectories during Secondary Assembly Reflow

Printed circuit cards carrying double-sided surface-mount components undergo two complete profile passes through the reflow oven. During the second pass, solder joints formed on the primary side during the first pass pass through the heated zones again. Temperature monitoring across double-sided SMT runs demonstrates that primary-side interconnects experience thermal conditions identical to or slightly cooler than top-side components undergoing primary reflow.

Oven convection heating transfers energy through the laminate, raising bottom-side joint temperatures into the liquidus zone or holding them in high-temperature solid-state regions for extended durations.

Solid-state heat accumulation occurring below the alloy liquidus temperature destabilizes microstructures without melting bulk solder. Lead-free alloys like SAC305 (near-eutectic tin-silver-copper) melt at 217°C to 220°C. During secondary processing, bottom-side joints often reach 180°C to 210°C during preheat and soak phases before peaking near 235°C to 245°C. This pre-liquidus thermal exposure accelerates atomic diffusion across phase boundaries, coarsening the tin crystal matrix and softening the bulk alloy before complete re-melting occurs.

A metallic thermal heat sink attaches to a printed circuit board module while precision manual assembly tools rest on the workspace surface nearby.

Peak Profiles and Liquidus Dwell Times

Thermal sensors mounted on previously formed solder joints record peak readings that frequently equal or exceed the alloy melting point. Time above liquidus (TAL) measures the duration solder remains molten during a reflow cycle. A single optimized SAC305 profile maintains TAL between 45 and 75 seconds.

Secondary reflow passes add another 40 to 70 seconds of liquid exposure, creating a cumulative liquidus dwell time of 85 to 145 seconds across the manufacturing cycle.

Cumulative thermal dosage defines the total heat energy absorbed by an interconnect during production. To illustrate thermal dosage accumulation, assume a SAC305 joint undergoes a primary reflow pass with 60 seconds TAL at a peak temperature of 242°C, followed by a secondary reflow pass adding 55 seconds TAL at a peak of 238°C, and a single rework pass adding 30 seconds TAL at 245°C. Total time above liquidus reaches 145 seconds. The cumulative liquid state duration doubles the exposure time available for liquid-metal dissolution and interfacial reaction.

Process engineers balance conveyor speed, convection fan velocities, and heater zone setpoints to contain secondary peak temperatures. Lowering bottom-side heater power reduces peak temperatures on previously reflowed joints, but risks cold-solder defects on heavy top-side components. Increasing conveyor belt velocity narrows the liquidus window for top-side parts, threatening incomplete wetting on fine-pitch leads.

Process windows shrink rapidly when balancing top-side melting requirements against bottom-side thermal damage limits.

Oven zone adjustments yield narrow operating margins. Process windows collapse when board thickness increases above 1.6 millimeters. Heavy inner copper power planes sink heat away from surface pads, requiring higher zone setpoints that overheat light surface-mount passives on secondary passes.

Assembly vendors frequently attribute post-reflow microstructural coarsening to unavoidable oven conveyor thermal mass rather than uncalibrated zone fan speeds.

Layer

At the boundary between copper pads and lead-free alloy matrices, chemical reactions continue long after the initial reflow pass completes. The metallurgical reaction between tin and underlying substrate metallization forms intermetallic compound (IMC) layers. While a thin intermetallic boundary proves mechanical bonding, excessive compound growth degrades joint toughness and increases susceptibility to brittle fracture under strain.

Loose metallic filament and debris resting on an industrial control cabinet surface signifies potential contamination in an electronic manufacturing environment.

Intermetallic Compound Growth Dynamics

Re-exposing a joint to temperatures above 200°C accelerates elemental diffusion between substrate metallization and bulk tin. On bare copper substrates, liquid tin reacts with copper to form two distinct intermetallic phases: η-phase (Cu6Sn5) adjacent to the bulk solder, and ε-phase (Cu3Sn) directly contacting the copper footprint. Primary reflow creates an initial Cu6Sn5 layer with typical thickness between 0.5 and 1.2 micrometers.

Secondary reflow drives further tin-copper reaction, increasing total intermetallic thickness to 1.8 through 3.2 micrometers.

Intermetallic Compound Growth Metrics Across Multiple Thermal Passes
Substrate Finish Solder Alloy Thermal Pass Count Total IMC Thickness (µm) Dominant IMC Phase Interfacial Void Risk
Organic Solderability Preservative (OSP) SAC305 (Sn96.5Ag3.0Cu0.5) 1 Pass 0.8 to 1.2 Cu6Sn5 (Eta) Negligible
Organic Solderability Preservative (OSP) SAC305 (Sn96.5Ag3.0Cu0.5) 2 Passes 1.9 to 2.6 Cu6Sn5 + Cu3Sn Moderate
Organic Solderability Preservative (OSP) SAC305 (Sn96.5Ag3.0Cu0.5) 3 Passes (Rework) 3.1 to 4.2 Cu3Sn (Epsilon) Growth High
Electroless Nickel Immersion Gold (ENIG) SAC305 (Sn96.5Ag3.0Cu0.5) 1 Pass 0.5 to 0.9 Ni3Sn4 Low
Electroless Nickel Immersion Gold (ENIG) SAC305 (Sn96.5Ag3.0Cu0.5) 2 Passes 1.2 to 1.8 (Ni,Cu)6Sn5 Moderate
Electroless Nickel Immersion Gold (ENIG) Sn63Pb37 Eutectic 2 Passes 1.1 to 1.5 Ni3Sn4 Low

Solid-state diffusion drives ε-phase (Cu3Sn) expansion beneath the η-phase (Cu6Sn5) layer during secondary thermal excursions. The Cu3Sn layer grows by drawing copper atoms from the pad and tin atoms from Cu6Sn5. Because copper diffuses into Cu3Sn faster than tin diffuses outward, microscopic vacancies condense along the Cu/Cu3Sn interface.

These vacancy clusters, known as Kirkendall voids, weaken the mechanical bond between the copper pad and the intermetallic layer.

An additional 60 seconds above liquidus at 240°C increases the copper-tin intermetallic boundary thickness by 0.8 to 1.4 micrometers on organic solderability preservative finishes.
A conceptual display shows a structured electronic module and an irregular metallic component interconnected by fine copper-colored wires on a white shelf.

Copper Dissolution and Interfacial Degradation

Liquid solder rapidly eats into bare pad trace metal during every second liquidus window. Copper dissolves into molten tin at rates governed by temperature and fluid velocity. At 245°C, molten SAC305 dissolves copper pads at approximately 0.08 to 0.12 micrometers per second of liquid contact.

Multiple reflow passes reduce effective copper pad thickness, eroding trace geometry on fine-pitch signal runs.

Finishes like Electroless Nickel Immersion Gold (ENIG) exhibit different reaction mechanisms under repeated thermal exposure. Gold dissolves into molten solder within the first two seconds of initial reflow. Nickel acts as a diffusion barrier, slowing intermetallic growth compared to bare copper.

Secondary reflow converts the initial Ni3Sn4 intermetallic into a ternary (Ni,Cu)6Sn5 compound if copper is present in the alloy. Excessive thermal exposure drives phosphorus accumulation along the nickel interface, forming a brittle nickel-phosphorus (Ni-P) layer that causes micro-cleavage failure under shock loading.

  • Intermetallic Boundary Coarsening occurs as repeated liquid-phase thermal passes coarsen scallop-shaped Cu6Sn5 grains into planar layers, reducing mechanical interlocking with bulk solder.
  • Kirkendall Void Agglomeration happens when vacancy clusters coalesce under high thermal exposure into continuous sub-micron planar voids along copper footprints.
  • Substrate Copper Depletion emerges when liquid solder dissolves thin surface traces, causing pad cratering under mechanical stress.
  • Phosphorus Enrichment Layers develop on electroless nickel finishes as tin consumption concentrates phosphorus into brittle Ni3P phase boundaries.

Grain coarsening within bulk solder accompanies intermetallic expansion. Freshly reflowed SAC305 features fine tin dendrites separated by eutectic regions containing Ag3Sn and Cu6Sn5 nanoparticles. Secondary heating causes tin dendrites to coalesce into larger crystal grains.

Coarse grain structures offer lower resistance to creep deformation under operational stress.

Neglecting total heat exposure across secondary processing yields brittle joint interfaces that fail under mechanical shock during final product drops.

Retention

Components mounted on the underside of a circuit card remain suspended solely by surface tension when the board makes its second oven traversal. As bottom-side solder interconnects re-melt during secondary reflow, gravity pulls components downward while liquid surface tension holds them against substrate pads. The balance between component weight and solder surface tension determines whether bottom-side parts remain in position or detach into the oven chamber.

A digital render presents a multilayered circuit board featuring copper traces, metallic plates, transparent substrate layers, and viscous thermal interface materials.

Mechanical Integrity of Hanging Components

Gravitational forces pull heavy power inductors and ball grid arrays downward while bottom-side joints re-melt. Surface tension force generated by molten solder fillets counteracts this downward gravitational force. The mathematical criterion governing bottom-side component retention compares total component weight against total joint contact perimeter multiplied by liquid alloy surface tension.

The retention ratio calculation evaluates component weight relative to total pad contact area. Electronics assembly standards define a critical holding threshold expressed in weight per unit surface area. When component weight exceeds 30 to 40 grams per square inch (0.046 to 0.062 grams per square millimeter) of total pad contact area, liquid solder surface tension cannot reliably counteract gravitational pull, causing component sagging or detachment.

Lead-free alloys maintain higher surface tension values than tin-lead eutectic solders. Molten SAC305 exhibits a surface tension of approximately 0.46 to 0.52 Newtons per meter in a nitrogen atmosphere at 240°C, compared to 0.38 to 0.42 Newtons per meter for eutectic Sn63Pb37. Higher surface tension improves retention margins for medium-weight components, but nitrogen atmosphere purity modifies these force dynamics.

IPC J-STD-001H Section 4.5 mandates that solder interconnects subjected to multiple thermal cycles maintain specified minimum fillet height without microstructural cracking or substrate dewetting.
A brass clamping fixture holds a shaped wire with a melted metal alloy bead beside an assembled black circuit board on a dark workstation.

Does Secondary Heating Accelerate Kirkendall Void Growth?

Solid-state diffusion during secondary oven passes forces vacancies to accumulate along the inner copper interface. Reheating previously reflowed joints drives vacancy aggregation within the Cu3Sn intermetallic layer. At temperatures between 150°C and 210°C, atomic flux differentials between copper and tin reach peak levels.

Copper atoms diffuse out of the substrate matrix faster than tin atoms replace them, leaving unoccupied atomic sites.

Multiple reflow cycles expand tiny vacancy sites into continuous microscopic voids. X-ray micro-tomography tracking shows that Kirkendall void densities increase exponentially when cumulative heat exposure exceeds three minutes above 200°C. Assemblies subjected to secondary reflow followed by heavy localized hot-air rework exhibit void area fractions exceeding 15 percent across pad interfaces, reducing joint shear strength under shock tests.

  1. Board Orientation Check verifies that heavy components with mass-to-pad-area ratios exceeding 0.05 grams per square millimeter sit on top during secondary reflow to prevent component drop-off.
  2. Profile Delta Measurement limits temperature differentials across large BGA footprints to 5°C, avoiding localized melting and joint sagging on inverted arrays.
  3. Atmospheric Oxygen Control maintains nitrogen flushing below 100 parts per million in the oven chamber, preserving liquid solder surface tension forces that suspend bottom-side parts.
  4. Conveyor Vibration Auditing caps mechanical transport noise below 0.05g peak acceleration, preventing sagging molten joints from detaching during secondary transit.

When bottom-side component mass threatens surface tension limits, temporary adhesive masking or carrier pallets prevent component detachment better than profile manipulation.

Microsection

Cross-sectional analysis under optical and scanning electron microscopes exposes structural defects that surface inspection tools miss entirely. Visual inspection and automated optical inspection (AOI) examine surface fillet shapes, but cannot evaluate internal intermetallic growth, grain coarsening, or interfacial void formation. Metallographic microsectioning provides quantitative structural data required to evaluate secondary reflow impact.

Several insulated cables pass through a toroidal current transformer mounted next to an integrated circuit on a dark printed circuit board.

Destructive Evaluation and Metallographic Profiling

Potted coupon mounts sectioned through centerlines of critical BGA spheres reveal internal grain structures and interfacial boundaries. Metallographic preparation involves encapsulating samples in epoxy resin, sectioning with diamond saws, grinding across silicon carbide papers, and polishing with diamond suspensions down to 0.25 micrometers. Chemical etching with ammonium persulfate exposes phase boundaries and intermetallic layers for measurement under field-emission scanning electron microscopy (FE-SEM).

Microstructural examination of reheated joints highlights clear markers of secondary thermal exposure. Primary reflow joints display fine, densely distributed Ag3Sn intermetallic particles within the bulk tin matrix. Joints exposed to secondary reflow show coarsened Ag3Sn plate-like structures up to 15 micrometers long.

Large Ag3Sn plates create stress concentration points inside the bulk solder, reducing fatigue life under thermal cycling.

Defect Classification and Inspection Criteria for Reheated Solder Interconnects
Defect Category Physical Mechanism Primary Detection Tool IPC-A-610 Class 3 Limit Process Correction
Interfacial Void Coalescence Kirkendall vacancy condensation at Cu3Sn boundary SEM on Microsection Max 10% line coverage at interface Reduce secondary soak time
BGA Void Coalescence Volatile gas expansion in re-melted paste deposits 2D/3D X-Ray Inspection Max 15% total ball area Optimize primary paste bake
Intermetallic Overgrowth Excessive Sn-Cu liquid/solid diffusion FE-SEM Metrology Max 4.0 µm total IMC thickness Cap cumulative TAL under 120s
Ag3Sn Plate Formation Silver phase coarsening under slow cooling Polarized Light Microscopy No plates spanning > 50% joint width Increase cooling rate to 3°C/s
Pad Cratering Fracture CTE mismatch strain on weakened pad resin Acoustic Microscopy (C-SAM) Zero dielectric cracking under pad Switch to low-warpage laminate
Repeated thermal exposure coarsens the tin crystal matrix, turning ductile solder into a brittle structure susceptible to stress fracture.
Several concentric metal tubes surround a single ring and a pink bubble wrap pouch on a green inspection mat inside a lab.

X-Ray Inspection and Void Evolution

Transmission imaging tracks how gas pockets inside paste deposits expand and combine during repeated liquid phases. X-ray inspection evaluates internal voiding inside area-array joints without damaging boards. Primary reflow traps small volatile flux residues inside solder spheres, creating scattered micro-voids that typically occupy 3 to 8 percent of total joint area.

Reheating joints past liquidus allows existing micro-voids to migrate and coalesce. Molten solder viscosity drops as temperature rises, enabling small internal voids to merge into large structural voids. Secondary reflow often increases total void area from 5 percent to over 18 percent in bottom-terminated components (QFNs and DPAK devices), violating high-reliability acceptability standards.

  1. Mount board coupons in epoxy resin and cure for twelve hours at ambient temperature.
  2. Grind mounted samples through silicon carbide papers from 240 to 1200 grit under continuous water flow.
  3. Polish sample faces using diamond suspensions down to 0.25 micrometers on microfiber cloths.
  4. Etch microsectioned surfaces with ammonium persulfate solution to clarify grain boundaries and intermetallic layers.
  5. Measure intermetallic thickness at ten equidistant points along the copper pad interface under 1000x magnification.

Specifying IPC-A-610 Class 3 acceptance limits in purchase orders obligates assembly vendors to verify intermetallic layer thickness on production coupons after final thermal processing.

Margin

Every additional thermal cycle added to an assembly sequence consumes process window allowance and drives up production expense. Manufacturing costs expand through higher energy consumption, increased line changeover times, reduced first-pass yields, and expanded scrap reserves. Line qualification procedures must calculate total landed unit costs when choosing between single-pass and multi-pass assembly layouts.

A green substrate featuring complex conductive trace routing mounts modular tactile input components within a curved support frame structure.

Commercial Costs of Secondary Thermal Processing

Running circuit boards through reflow ovens twice doubles electrical power consumption while increasing component thermal strain. Profiling line setup times increase by 2.5 to 4.0 hours per product revision to establish secondary thermal zones that protect primary-side components. SMT line operators bill setup hours at typical rates between $150 and $250 per hour, adding direct non-recurring engineering costs to short production runs.

Yield loss calculations illustrate financial impacts across multi-pass assembly setups. Assume a production order of 10,000 complex industrial boards with 1,200 surface-mount placements per board. A single-pass reflow strategy yields an average first-pass acceptance rate of 98.5 percent.

Implementing a double-pass reflow strategy drops first-pass yield to 96.2 percent due to secondary heat defects like void coalescence, component misalignment, and pad cratering.

Direct scrap cost calculations reveal financial exposure. Re-inspection and touch-up labor averages 12 minutes per defective board at a shop rate of $85 per hour, adding $17.00 per reworked unit. Scrapping 230 additional defective boards from a 10,000-unit batch at a bare board and component bill-of-materials cost of $145 per unit generates $33,350 in unrecoverable scrap costs, expanding total assembly cost per unit by $3.34 across the entire build.

Economic Comparison of Single-Pass versus Double-Pass Assembly Configurations
Assembly Strategy Thermal Passes per Joint Line Setup Cost ($) First-Pass Yield (%) Scrap Reserve ($/unit) Total Landed Cost ($/unit)
Single-Pass Top SMT Only 1 Pass 650 99.1 1.30 18.20
Double-Pass SMT (Top + Bottom) 2 Passes 1,450 96.2 5.50 24.80
Mixed SMT + Wave Soldering 2 Passes (SMT + Wave) 1,800 95.4 6.80 27.10
Mixed SMT + Selective Soldering 1 Pass SMT + Localized 2,100 98.2 2.60 22.40
Double SMT + Heavy Rework Pass 3 Passes 1,450 91.5 12.30 34.50
Thermal budgets set during line qualification define the maximum number of oven passes a board design tolerates before solder joint reliability degrades.
A machine die tool precisely forms a thin metallic sheet onto a darker substrate alongside a copper conductor strip.

Rework Budgets and Line Qualification

Contract electronics manufacturers bill setup hours for profile tuning to shield production yield against thermal damage. IPC-7711/7721 standards restrict maximum component rework heat cycles to two passes to preserve substrate resin integrity and pad adhesion. Adding localized rework heat to a joint that experienced two SMT reflow passes pushes total thermal passes to three, crossing metallographic reliability limits.

Line qualification specifications must state thermal exposure limits explicitly in purchase contracts. Sourcing engineers protect production budgets by capping total cumulative time above liquidus across all assembly steps at 120 seconds for standard lead-free builds. Incorporating metallographic coupon analysis into first-article release procedures prevents hidden intermetallic degradation from escaping into final shipment lots.

Whether advanced low-melting-point bismuth alloys will eliminate secondary thermal degradation without introducing brittle bismuth-segregation failure modes remains an open question for high-reliability assembly buyers.

Nomenclature

Liquidus Dwell

Thermal Window ~ Molten solder alloy remains above its solidus threshold during reflow profiling to maintain wetting dynamics across printed circuit board assemblies.

Copper Dissolution

Etch Kinetics ~ Metallurgical reduction defines copper dissolution during printed circuit board fabrication when chemical etchants strip away unwanted conductive traces.

Immersion Gold

Metallic Surface ~ Electroless nickel immersion gold provides a chemical finish applied to copper circuit board traces to prevent oxidation and facilitate reliable soldering.

Intermetallic Layer

Bond Morphology ~ An atomic scale reaction zone occurs at the interface of a solder alloy and a copper base metal during the thermal cycles of the reflow process.

Surface Tension Retention

Molten Cohesion ~ Physical fluid forces maintain inverted electronic components against printed circuit board pads during second-pass reflow soldering.

J-STD-001

Assembly Standard ~ Soldering requirements govern printed circuit board production through specified acceptance criteria for electrical connections.

Thermomechanical Fatigue

Thermal Strain ~ Operating surface degradation occurs when repeated heating and cooling cycles drive localized plastic deformation at dissimilar metal joints.

Time above Liquidus

Thermal Window ~ Molten solder duration defines the interval during which a joint stays above its melting point before final solidification.

IPC-A-610 Class 3

High-reliability Requirement ~ Electronic assemblies meant for hardware that must continue to operate under extreme service environments follow the ipc-a-610 class 3 standard for solder joint and component mounting.

Secondary Reflow

Thermal Sequencing ~ A thermal cycle involves a second pass through the convection furnace to finalize the bonding of components on the bottom side of a circuit board.

Kirkendall Voiding

Interfacial Migration ~ Intermetallic layer growth beneath a solder joint generates vacancies through asymmetric atomic diffusion rates across the boundary.

Electroless Nickel Immersion Gold

Metallurgical Barrier ~ The deposit of electroless nickel immersion gold forms a protective metallic finish on printed circuit board copper pads during fabrication.

What the firm knows, published

Expertise is a utility, not a secret. sentiention™ publishes its working knowledge as open reference: intelligence layer covering the materials it sources, the markets it enters, and the reference that serves both.